𝔖 Bobbio Scriptorium

✦ LIBER ✦

[Japan Soc. Applied Phys 2003 Symposium on VLSI Technology. Digest of Technical Papers - Kyoto, Japan (10-12 June 2003)] 2003 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.03CH37407) - Integration of 10 Gb/sec silicon lateral trench photodetector with high-performance CMOS

✍ Scribed by Yang, M.; Schaub, J.D.; Rogers, D.L.; Griesemer, J.A.; Boyd, D.C.; Zhang, B.; Rodier, F.; Flaitz, P.L.; McMurray, J.S.; Chan, K.K.; Kim, B.; Breitwisch, M.J.; Walko, J.P.; Pendleton, D.; Holloway, K.L.; Ritter, M.B.; Kash, J.A.; Leong, M.

Book ID: 125479907
Publisher: Japan Soc. Applied Phys
Year: 2003
Tongue: Japanese
Weight: 212 KB
Category: Article
ISBN-13: 9784891140335
DOI: 10.1109/vlsit.2003.1221076

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

[Japan Soc. Applied Phys 2003 Symposium

[Japan Soc. Applied Phys 2003 Symposium on VLSI Technology. Digest of Technical Papers - Kyoto, Japan (10-12 June 2003)] 2003 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.03CH37407) - Tri-Gate fully-depleted CMOS transistors: fabrication, design and layout

✍ Doyle, B.; Boyanov, B.; Datta, S.; Doczy, M.; Hareland, S.; Jin, B.; Kavalieros, 📂 Article 📅 2003 🏛 Japan Soc. Applied Phys 🌐 Japanese ⚖ 211 KB

[Japan Soc. Applied Phys 2003 Symposium

[Japan Soc. Applied Phys 2003 Symposium on VLSI Technology. Digest of Technical Papers - Kyoto, Japan (10-12 June 2003)] 2003 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.03CH37407) - Energy distribution of interface traps in high-k gated MOSFETs

✍ Han, J.-P.; Vogel, E.M.; Gusev, E.P.; D'Emic, C.; Richter, C.A.; Heh, D.W.; Sueh 📂 Article 📅 2003 🏛 Japan Soc. Applied Phys 🌐 Japanese ⚖ 171 KB

[Japan Soc. Applied Phys 2003 Symposium

[Japan Soc. Applied Phys 2003 Symposium on VLSI Technology. Digest of Technical Papers - Kyoto, Japan (10-12 June 2003)] 2003 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.03CH37407) - Novel Co/Ni bi-layer salicidation for 45 nm gate technology

✍ Wang, M.Y.; Chang, C.W.; Wu, C.M.; Lin, C.T.; Hsieh, C.H.; Shue, W.S.; Liang, M. 📂 Article 📅 2003 🏛 Japan Soc. Applied Phys ⚖ 209 KB

[Japan Soc. Applied Phys 2003 Symposium

[Japan Soc. Applied Phys 2003 Symposium on VLSI Technology. Digest of Technical Papers - Kyoto, Japan (10-12 June 2003)] 2003 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.03CH37407) - Highly manufacturable SONOS non-volatile memory for the embedded SoC solution

✍ Kim, J.-H.; Cho, I.W.; Bae, G.J.; Kim, S.S.; Kim, K.C.; Kim, S.H.; Koh, K.W.; Le 📂 Article 📅 2003 🏛 Japan Soc. Applied Phys 🌐 Japanese ⚖ 186 KB

[Japan Soc. Applied Phys 2003 Symposium

[Japan Soc. Applied Phys 2003 Symposium on VLSI Technology. Digest of Technical Papers - Kyoto, Japan (10-12 June 2003)] 2003 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.03CH37407) - Fabrication of body-tied FinFETs (Omega MOSFETs) using bulk Si wafers

✍ Park, T.; Choi, S.; Lee, D.H.; Yoo, J.R.; Lee, B.C.; Kim, J.Y.; Lee, C.G.; Chi, 📂 Article 📅 2003 🏛 Japan Soc. Applied Phys 🌐 Japanese ⚖ 232 KB

[Japan Soc. Applied Phys 2003 Symposium

[Japan Soc. Applied Phys 2003 Symposium on VLSI Technology. Digest of Technical Papers - Kyoto, Japan (10-12 June 2003)] 2003 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.03CH37407) - Strained FIP-SOI (finFET/FD/PD-SOI) for sub-65 nm CMOS scaling

✍ Fu-Liang Yang, ; Hou-Yu Chen, ; Chien-Chao Huang, ; Chun-Hu Ge, ; Ke-Wei Su, ; C 📂 Article 📅 2003 🏛 Japan Soc. Applied Phys 🌐 Japanese ⚖ 207 KB