𝔖 Bobbio Scriptorium

✦ LIBER ✦

[IEEE Comput. Soc. Press 1992 IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems - Dallas, TX, USA (4-6 Nov. 1992)] Proceedings 1992 IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems - Time redundant error correcting adders and multipliers

✍ Scribed by Hsu, Y.M.; Swartzlander, E.E.

Book ID: 125534474
Publisher: IEEE Comput. Soc. Press
Year: 1992
Weight: 329 KB
Category: Article
ISBN-13: 9780818628375
DOI: 10.1109/DFTVS.1992.224350

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

[IEEE Comput. Soc. Press 1992 IEEE Inter

[IEEE Comput. Soc. Press 1992 IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems - Dallas, TX, USA (4-6 Nov. 1992)] Proceedings 1992 IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems - Time complexity of systolic array testing

✍ Faroughi, N. 📂 Article 📅 1992 🏛 IEEE Comput. Soc. Press ⚖ 320 KB

[IEEE Comput. Soc. Press IEEE Internatio

[IEEE Comput. Soc. Press IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems - Montreal, Que., Canada (17-19 Oct. 1994)] IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems - Reliability estimation for time redundant error correcting adders and multipliers

✍ Yuang-Ming Hsu, ; Swartzlander, E.E. 📂 Article 📅 1994 🏛 IEEE Comput. Soc. Press ⚖ 333 KB

[IEEE Comput. Soc. Press International W

[IEEE Comput. Soc. Press International Workshop on Defect and Fault Tolerance in VLSI - Lafayette, LA, USA (13-15 Nov. 1995)] Proceedings of International Workshop on Defect and Fault Tolerance in VLSI - Novel Berger code checker

✍ Metra, C.; Favalli, M.; Ricco, B. 📂 Article 📅 1995 🏛 IEEE Comput. Soc. Press ⚖ 477 KB

[IEEE Comput. Soc. Press Proceedings. 19

[IEEE Comput. Soc. Press Proceedings. 1996 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems - Boston, MA, USA (6-8 Nov. 1996)] Proceedings. 1996 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems - Comprehensive modeling of VLSI test

✍ Ziaja, T.; Swartzlander, E. 📂 Article 📅 1996 🏛 IEEE Comput. Soc. Press ⚖ 346 KB

[IEEE Comput. Soc. Press International W

[IEEE Comput. Soc. Press International Workshop on Defect and Fault Tolerance in VLSI - Lafayette, LA, USA (13-15 Nov. 1995)] Proceedings of International Workshop on Defect and Fault Tolerance in VLSI - Layer assignment for yield enhancement

✍ Zhan Chen, ; Koren, I. 📂 Article 📅 1995 🏛 IEEE Comput. Soc. Press ⚖ 433 KB

[IEEE Comput. Soc. Press International W

[IEEE Comput. Soc. Press International Workshop on Defect and Fault Tolerance in VLSI - Lafayette, LA, USA (13-15 Nov. 1995)] Proceedings of International Workshop on Defect and Fault Tolerance in VLSI - Accurate yield estimation of circuits with redundancy

✍ Gaitonde, D.D.; Walker, D.M.H.; Maly, W. 📂 Article 📅 1995 🏛 IEEE Comput. Soc. Press ⚖ 549 KB