✦ LIBER ✦

CMOS layout generation for improved testability

✍ Scribed by Olaf Stern; H.T. Vierhaus

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

CMOS fault modeling, test generation and

✍ C Matthäus; B Krüger-Sprengel; C Glowacz; U Hübner; H.T Vierhaus 📂 Article 📅 1988 🏛 Elsevier Science ⚖ 406 KB

Partitioning circuits for improved testa

✍ Sandeep N. Bhatt; Fan R. K. Chung; Arnold L. Rosenberg 📂 Article 📅 1991 🏛 Springer 🌐 English ⚖ 702 KB

A doughnut layout style for improved swi

✍ Longway, C.; Siferd, R. 📂 Article 📅 1989 🏛 IEEE 🌐 English ⚖ 693 KB

Design for testability techniques for CM

✍ Buonanno, G.; Lombardi, F.; Sciuto, D.; Shen, Y.-N. 📂 Article 📅 1991 🏛 IEEE 🌐 English ⚖ 630 KB

Novel design for testability schemes for

✍ Favalli, M.; Olivo, P.; Damiani, M.; Ricco, B. 📂 Article 📅 1990 🏛 IEEE 🌐 English ⚖ 609 KB

Testability analysis at switch level for

✍ Li Shen 📂 Article 📅 1990 🏛 Springer 🌐 English ⚖ 296 KB