✦ LIBER ✦

Testability analysis at switch level for CMOS circuits

✍ Scribed by Li Shen

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Emulating switch-level models of CMOS ci

✍ Alireza Ejlali; Seyed Ghassem Miremadi 📂 Article 📅 2007 🏛 Elsevier Science 🌐 English ⚖ 182 KB

Current testability analysis of feedback

✍ Roca, M.; Rubio, A. 📂 Article 📅 1995 🏛 IEEE 🌐 English ⚖ 858 KB

Design of CMOS circuits for stuck-open f

✍ Jayasumana, A.P.; Malaiya, Y.K.; Rajsuman, R. 📂 Article 📅 1991 🏛 IEEE 🌐 English ⚖ 406 KB

Design of multioutput CMOS combinational

✍ Kundu, S. 📂 Article 📅 1989 🏛 IEEE 🌐 English ⚖ 585 KB

Switch-level simulation of total dose ef

✍ Bhuva, B.L.; Paulos, J.J.; Gyurcsik, R.S.; Kerns, S.E. 📂 Article 📅 1989 🏛 IEEE 🌐 English ⚖ 613 KB

CMOS circuit verification with symbolic

✍ McDonald, C.B.; Bryant, R.E. 📂 Article 📅 2001 🏛 IEEE 🌐 English ⚖ 330 KB