✦ LIBER ✦

Design of CMOS circuits for stuck-open fault testability

✍ Scribed by Jayasumana, A.P.; Malaiya, Y.K.; Rajsuman, R.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

CMOS stuck-open fault testability

✍ Rajsuman, R.; Malaiya, Y.K.; Jayasumana, A.P. 📂 Article 📅 1989 🏛 IEEE 🌐 English ⚖ 224 KB

Stuck-open testable scan-based CMOS sequ

✍ Park, B.-H.; Menon, P.R. 📂 Article 📅 1992 🏛 IEEE 🌐 English ⚖ 823 KB

Stuck-open faults test generation for cm

✍ Seiji Kajihara; Noriyoshi Itazaki; Kozo Kinoshita 📂 Article 📅 1991 🏛 John Wiley and Sons 🌐 English ⚖ 716 KB

Multiple stuck-open fault detection in C

✍ Jha, N.K. 📂 Article 📅 1988 🏛 IEEE 🌐 English ⚖ 757 KB

BIST design for detecting multiple stuck

✍ Hafizur Rahaman; Debesh K. Das; Bhargab B. Bhattacharya 📂 Article 📅 2002 🏛 Springer 🌐 English ⚖ 614 KB

Fault behavior and testability of asynch

✍ H.T. Vierhaus; W. Meyer; U. Gläser; R. Camposano 📂 Article 📅 1993 🏛 Elsevier Science ⚖ 381 KB