✦ LIBER ✦

Novel design for testability schemes for CMOS ICs

✍ Scribed by Favalli, M.; Olivo, P.; Damiani, M.; Ricco, B.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A Design for Testability Scheme for CMOS

✍ L. Dermentzoglou; Y. Tsiatouhas; A. Arapoyanni 📂 Article 📅 2004 🏛 Springer US 🌐 English ⚖ 263 KB

Design for testability techniques for CM

✍ Buonanno, G.; Lombardi, F.; Sciuto, D.; Shen, Y.-N. 📂 Article 📅 1991 🏛 IEEE 🌐 English ⚖ 630 KB

Design for Delay Testability in High-Spe

✍ H.G. Kerkhoff; H. Speek; M. Shashani; M. Sachdev 📂 Article 📅 2001 🏛 Springer US 🌐 English ⚖ 445 KB

Defect-oriented testability for asynchro

✍ Roncken, M. 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 432 KB

CMOS fault modeling, test generation and

✍ C Matthäus; B Krüger-Sprengel; C Glowacz; U Hübner; H.T Vierhaus 📂 Article 📅 1988 🏛 Elsevier Science ⚖ 406 KB

Design of CMOS circuits for stuck-open f

✍ Jayasumana, A.P.; Malaiya, Y.K.; Rajsuman, R. 📂 Article 📅 1991 🏛 IEEE 🌐 English ⚖ 406 KB