✦ LIBER ✦

Design for Delay Testability in High-Speed Digital ICs

✍ Scribed by H.G. Kerkhoff; H. Speek; M. Shashani; M. Sachdev

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Use of modular coding for high-speed dig

✍ N. I. Chervyakov; A. V. Veligosha; K. T. Tyncherov; S. A. Velikikh 📂 Article 📅 1998 🏛 Springer US 🌐 English ⚖ 818 KB

Robust digital tracking controller desig

✍ S. Endo; H. Kobayashi; C.J. Kempf; S. Kobayashi; M. Tomizuka; Y. Hori 📂 Article 📅 1996 🏛 Elsevier Science 🌐 English ⚖ 787 KB

Asymmetric physical layer design for hig

✍ Badra, R.E.; Daneshrad, B. 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 207 KB

Design and performance of clock recovery

✍ Imai, Y.; Sano, E.; Nakamura, M.; Ishihara, N.; Kikuchi, H.; Ono, T. 📂 Article 📅 1993 🏛 IEEE 🌐 English ⚖ 611 KB

Design principles of code converters for

✍ V. V. Meer 📂 Article 📅 1968 🏛 Springer US 🌐 English ⚖ 524 KB

Signal Integrity Design for High-Speed D

✍ Jun Fan; Xiaoning Ye; Jingook Kim; Archambeault, B.; Orlandi, A. 📂 Article 📅 2010 🏛 IEEE 🌐 English ⚖ 239 KB