✦ LIBER ✦

Design for testability techniques for CMOS combinational gates

✍ Scribed by Buonanno, G.; Lombardi, F.; Sciuto, D.; Shen, Y.-N.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Design for testability techniques for CM

📂 Article 📅 1991 🏛 Elsevier Science 🌐 English ⚖ 115 KB

Design of multioutput CMOS combinational

✍ Kundu, S. 📂 Article 📅 1989 🏛 IEEE 🌐 English ⚖ 585 KB

Design-for-testability techniques for CO

✍ Bo-Yuan Ye; Po-Yu Yeh; Sy-Yen Kuo; Ing-Yi Chen 📂 Article 📅 2009 🏛 Elsevier Science 🌐 English ⚖ 409 KB

Novel design for testability schemes for

✍ Favalli, M.; Olivo, P.; Damiani, M.; Ricco, B. 📂 Article 📅 1990 🏛 IEEE 🌐 English ⚖ 609 KB

Design for testability of digital combin

✍ Fadi N. Sibai 📂 Article 📅 1991 🏛 Elsevier Science 🌐 English ⚖ 466 KB

CMOS fault modeling, test generation and

✍ C Matthäus; B Krüger-Sprengel; C Glowacz; U Hübner; H.T Vierhaus 📂 Article 📅 1988 🏛 Elsevier Science ⚖ 406 KB