✦ LIBER ✦

A VLSI architecture for the Central Processor of a digital switch

✍ Scribed by P. Dasiewicz; P.F. Corbett; R.E. Seviora

Publisher: Elsevier Science
Year: 1986
Weight: 385 KB
Volume: 18
Category: Article
ISSN: 0165-6074
DOI: 10.1016/0165-6074(86)90095-5

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

An architecture for a VLSI FFT processor

✍ Joseph Ja'Ja'; Robert Michael Owens 📂 Article 📅 1983 🏛 Elsevier Science 🌐 English ⚖ 682 KB

The RPA — Optimising a processor array a

The RPA — Optimising a processor array architecture for implementation using VLSI

✍ C.R. Jesshope 📂 Article 📅 1985 🏛 Elsevier Science 🌐 English ⚖ 457 KB

The RPA project aims at developing a general purpose array architecture exhibiting a wide range of perceived user parallelism. It comprises an array of efficient single-bit-slice cells, which can be configured in any number to form the processing elements of a processor array. Any number of cells i

Design of a reconfigurable VLSI processo

Design of a reconfigurable VLSI processor for robot control based on bit-serial architecture

✍ Yoshichika Fujioka; Michitaka Kameyama 📂 Article 📅 1999 🏛 John Wiley and Sons 🌐 English ⚖ 339 KB 👁 2 views

In realization of intelligent robots with the capability of quick response to altering environments, it is necessary to reduce the operation delay time of the sensor input signal to the control output. In this article, dynamically reconfigurable multioperand multiplication-addition based on bit-seri

Architecture design of a RISC-processor

Architecture design of a RISC-processor for prolog

✍ Peter Deussen; Wolfgang Rosenstiel; Klaus Erik Schaufer; Jörg Wedeck 📂 Article 📅 1989 🏛 Elsevier Science ⚖ 596 KB

The instruction systolic array — a paral

The instruction systolic array — a parallel architecture for VLSI

✍ Hans-Werner Lang 📂 Article 📅 1986 🏛 Elsevier Science 🌐 English ⚖ 779 KB

Architecture design, performance analysi

Architecture design, performance analysis and VLSI implementation of a reconfigurable shared buffer for high-speed switch/router

✍ Ling Wu; Cheng Li 📂 Article 📅 2009 🏛 John Wiley and Sons 🌐 English ⚖ 682 KB