𝔖 Bobbio Scriptorium
✦   LIBER   ✦

Architecture design of a RISC-processor for prolog

✍ Scribed by Peter Deussen; Wolfgang Rosenstiel; Klaus Erik Schaufer; Jörg Wedeck

Publisher
Elsevier Science
Year
1989
Weight
596 KB
Volume
27
Category
Article
ISSN
0165-6074

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Design of New Optimized Architecture Pro
Design of New Optimized Architecture Processor for DWT
✍ Chokri Souani; Mohamed Atri; Mohamed Abid; Kholdoun Torki; Rached Tourki 📂 Article 📅 2000 🏛 Elsevier Science 🌐 English ⚖ 821 KB

his paper presents a VLSI implementation of One Dimensional Direct Discrete Wavelet transform (1-D DWT). The DDWT can be viewed as a multi-resolution decomposition of a signal. This means that it decomposes a signal into its components in dierent frequency bands (octave bands). We propose a new arch

MARS: a RISC-based architecture for Lisp
MARS: a RISC-based architecture for Lisp
✍ Hung-Chang Lee; Feipei Lai; Jenn-Yuan Tsai; Tai-Ming Parng 📂 Article 📅 1990 🏛 Elsevier Science 🌐 English ⚖ 952 KB

A RISC-based chip set architecture for Lisp is presented in this paper. This architecture contains an instruction fetch unit (IFU) and three processing units--integer processing unit (IPU), floating-point processing unit (FPU), and list processing unit (LPU). The IFU feeds instructions to the proces