✦ LIBER ✦

An architecture for a VLSI FFT processor

✍ Scribed by Joseph Ja'Ja'; Robert Michael Owens

Publisher: Elsevier Science
Year: 1983
Tongue: English
Weight: 682 KB
Volume: 1
Category: Article
ISSN: 0167-9260
DOI: 10.1016/s0167-9260(83)80004-2

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

An Efficient FFT Algorithm for Superscal

An Efficient FFT Algorithm for Superscalar and VLIW Processor Architectures

✍ Chris Basoglu; Woobin Lee; Yongmin Kim 📂 Article 📅 1997 🏛 Elsevier Science 🌐 English ⚖ 480 KB

Real-Time Imaging 3, 441-453 (1997) applications, including digital video, images, graphics and audio. These new processors employ instruction-level parallelism, which includes the superscalar and very long instruction word (VLIW) computer architectures. Intel Pentium Pro, Hewlett-Packard PA-RISC 80

A VLSI architecture for the Central Proc

A VLSI architecture for the Central Processor of a digital switch

✍ P. Dasiewicz; P.F. Corbett; R.E. Seviora 📂 Article 📅 1986 🏛 Elsevier Science ⚖ 385 KB

The RPA — Optimising a processor array a

The RPA — Optimising a processor array architecture for implementation using VLSI

✍ C.R. Jesshope 📂 Article 📅 1985 🏛 Elsevier Science 🌐 English ⚖ 457 KB

The RPA project aims at developing a general purpose array architecture exhibiting a wide range of perceived user parallelism. It comprises an array of efficient single-bit-slice cells, which can be configured in any number to form the processing elements of a processor array. Any number of cells i

Multiparallel systolic arrays for multid

Multiparallel systolic arrays for multidimensional FFT-architectures on 3D-VLSI

✍ Stefan A. Kühn; Michael B. Kleiner; Werner Weber 📂 Article 📅 1997 🏛 Elsevier Science 🌐 English ⚖ 905 KB

An integrated co-processor architecture

An integrated co-processor architecture for a smartcard

✍ Holger Bock; Wolfgang Mayerwieser; Karl C. Posch; Reinhard Posch; Volker Schindl 📂 Article 📅 1997 🏛 Elsevier Science 🌐 English ⚖ 551 KB

A prototype VLSI design for a new smartcard co-processor for fast modular arithmetic with long integers is described. We present design criteria, objectives for selecting algorithms, the co-processor's structure, and some implementation details. Emphasis is also put on the manifold constraints which

Twin-register architecture for an AI pro

Twin-register architecture for an AI processor

✍ Tsukasa Matoba; Takeshi Aikawa; Ken-ichi Maeda; Mitsuyoshi Okamura; Kenji Minaga 📂 Article 📅 1990 🏛 Elsevier Science 🌐 English ⚖ 493 KB