𝔖 Bobbio Scriptorium
✦   LIBER   ✦

Twin-register architecture for an AI processor

✍ Scribed by Tsukasa Matoba; Takeshi Aikawa; Ken-ichi Maeda; Mitsuyoshi Okamura; Kenji Minagawa; Takeshi Takamiya; Mitsuo Saito

Publisher
Elsevier Science
Year
1990
Tongue
English
Weight
493 KB
Volume
3
Category
Article
ISSN
0952-1976

No coin nor oath required. For personal study only.

πŸ“œ SIMILAR VOLUMES

An architecture for a VLSI FFT processor
An architecture for a VLSI FFT processor
✍ Joseph Ja'Ja'; Robert Michael Owens πŸ“‚ Article πŸ“… 1983 πŸ› Elsevier Science 🌐 English βš– 682 KB
An integrated co-processor architecture
An integrated co-processor architecture for a smartcard
✍ Holger Bock; Wolfgang Mayerwieser; Karl C. Posch; Reinhard Posch; Volker Schindl πŸ“‚ Article πŸ“… 1997 πŸ› Elsevier Science 🌐 English βš– 551 KB

A prototype VLSI design for a new smartcard co-processor for fast modular arithmetic with long integers is described. We present design criteria, objectives for selecting algorithms, the co-processor's structure, and some implementation details. Emphasis is also put on the manifold constraints which

An Efficient FFT Algorithm for Superscal
An Efficient FFT Algorithm for Superscalar and VLIW Processor Architectures
✍ Chris Basoglu; Woobin Lee; Yongmin Kim πŸ“‚ Article πŸ“… 1997 πŸ› Elsevier Science 🌐 English βš– 480 KB

Real-Time Imaging 3, 441-453 (1997) applications, including digital video, images, graphics and audio. These new processors employ instruction-level parallelism, which includes the superscalar and very long instruction word (VLIW) computer architectures. Intel Pentium Pro, Hewlett-Packard PA-RISC 80