✦ LIBER ✦

A hierarchical test methodology for systems on chip

✍ Scribed by Jin-Fu Li; Hsin-Jung Huang; Jeng-Bin Chen; Chih-Pin Su; Cheng-Wen Wu; Chuang Cheng; Shao-I Chen; Chi-Yi Hwang; Hsiao-Ping Lin

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Design methodology for chip-on-chip appl

✍ Low, Y.L.; Frye, R.C.; O'Connor, K.J. 📂 Article 📅 1998 🏛 IEEE 🌐 English ⚖ 167 KB

Test synthesis of systems-on-a-chip

✍ Ravi, S.; Jha, N.K. 📂 Article 📅 2002 🏛 IEEE 🌐 English ⚖ 731 KB

Design of hierarchical cellular automata

✍ Sikdar, B.K.; Ganguly, N.; Chaudhuri, P.P. 📂 Article 📅 2002 🏛 IEEE 🌐 English ⚖ 527 KB

Test bus sizing for system-on-a-chip

✍ Iyengar, V.; Chakrabarty, K. 📂 Article 📅 2002 🏛 IEEE 🌐 English ⚖ 472 KB

A hierarchical design methodology for mu

✍ K.K. Bagchi; P.K. Das; B.B. Bhaumik 📂 Article 📅 1985 🏛 Elsevier Science ⚖ 658 KB

System-on-a-chip verification~methodolog

✍ Ferrari, F. 📂 Article 📅 2002 🏛 IEEE 🌐 English ⚖ 163 KB