✦ LIBER ✦

Design methodology for chip-on-chip applications

✍ Scribed by Low, Y.L.; Frye, R.C.; O'Connor, K.J.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

An Application-Specific Design Methodolo

✍ Murali, S.; Benini, L.; De Micheli, G. 📂 Article 📅 2007 🏛 IEEE 🌐 English ⚖ 585 KB

Design methodology for on-chip bus archi

✍ Lee, J. 📂 Article 📅 2012 🏛 The Institution of Engineering and Technology 🌐 English ⚖ 720 KB

Optimising oligonucleotide array design

✍ Fiona Nielsen; Stefan Graef; Xinmin Zhang; Stefan Kurtz; Sergei Denissov; Roland 📂 Article 📅 2007 🏛 BioMed Central 🌐 English ⚖ 134 KB

Timing-Error-Tolerant Network-on-Chip De

✍ Tamhankar, R.; Murali, S.; Stergiou, S.; Pullini, A.; Angiolini, F.; Benini, L.; 📂 Article 📅 2007 🏛 IEEE 🌐 English ⚖ 831 KB

System on a chip (SoC) and design method

✍ Joseph Borel 📂 Article 📅 2000 🏛 Elsevier Science 🌐 English ⚖ 712 KB

A design-oriented methodology for accura

✍ Oscar Gonzalez-Diaz; Monico Linares-Aranda; Reydezel Torres-Torres 📂 Article 📅 2011 🏛 Springer 🌐 English ⚖ 949 KB