✦ LIBER ✦

Timing-Error-Tolerant Network-on-Chip Design Methodology

✍ Scribed by Tamhankar, R.; Murali, S.; Stergiou, S.; Pullini, A.; Angiolini, F.; Benini, L.; De Micheli, G.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Design methodology for on-chip bus archi

✍ Lee, J. 📂 Article 📅 2012 🏛 The Institution of Engineering and Technology 🌐 English ⚖ 720 KB

Design methodology for chip-on-chip appl

✍ Low, Y.L.; Frye, R.C.; O'Connor, K.J. 📂 Article 📅 1998 🏛 IEEE 🌐 English ⚖ 167 KB

Reliable network-on-chip design for mult

✍ Kuei-Chung Chang 📂 Article 📅 2009 🏛 Springer US 🌐 English ⚖ 958 KB

Reliable network-on-chip design for mult

✍ Kuei-Chung Chang 📂 Article 📅 2009 🏛 Springer US 🌐 English ⚖ 958 KB

Network-on-chip architectures and design

✍ Benini, L.; Bertozzi, D. 📂 Article 📅 2005 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 201 KB

Latency-Guided On-Chip Bus-Network Desig

✍ Milenko Drinic; Darko Kirovski; Seapahn Megerian; Miodrag Potkonjak 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 883 KB