✦ LIBER ✦

Latency-Guided On-Chip Bus-Network Design

✍ Scribed by Milenko Drinic; Darko Kirovski; Seapahn Megerian; Miodrag Potkonjak

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Design networks-on-chip with latency/ ba

✍ Lin, S.; Su, L.; Su, H.; Zhou, G.; Jin, D.; Zeng, L. 📂 Article 📅 2009 🏛 The Institution of Engineering and Technology 🌐 English ⚖ 284 KB

Design methodology for on-chip bus archi

✍ Lee, J. 📂 Article 📅 2012 🏛 The Institution of Engineering and Technology 🌐 English ⚖ 720 KB

Networks on chips — using DQQB (Distribu

✍ Faisal Qureshi 📂 Article 📅 2009 🏛 Elsevier Science 🌐 English ⚖ 283 KB

Reliable network-on-chip design for mult

✍ Kuei-Chung Chang 📂 Article 📅 2009 🏛 Springer US 🌐 English ⚖ 958 KB

Reliable network-on-chip design for mult

✍ Kuei-Chung Chang 📂 Article 📅 2009 🏛 Springer US 🌐 English ⚖ 958 KB

Network-on-chip architectures and design

✍ Benini, L.; Bertozzi, D. 📂 Article 📅 2005 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 201 KB