✦ LIBER ✦

Design networks-on-chip with latency/ bandwidth guarantees

✍ Scribed by Lin, S.; Su, L.; Su, H.; Zhou, G.; Jin, D.; Zeng, L.

Book ID: 117810056
Publisher: The Institution of Engineering and Technology
Year: 2009
Tongue: English
Weight: 284 KB
Volume: 3
Category: Article
ISSN: 1751-8601
DOI: 10.1049/iet-cdt:20080036

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Latency-Guided On-Chip Bus-Network Desig

Latency-Guided On-Chip Bus-Network Design

✍ Milenko Drinic; Darko Kirovski; Seapahn Megerian; Miodrag Potkonjak 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 883 KB

Designing IP networks with performance g

Designing IP networks with performance guarantees

✍ Lotfi M. Benmohamed; Subrahmanyam Dravida; P. Harshavardhana; Wing Cheong Lau; A 📂 Article 📅 2002 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 236 KB

Designing multihop wireless backhaul net

Designing multihop wireless backhaul networks with delay guarantees

✍ Girija Narlikar; Gordon Wilfong; Lisa Zhang 📂 Article 📅 2008 🏛 Springer 🌐 English ⚖ 846 KB

GMPLS Control Plane Network Design With

GMPLS Control Plane Network Design With Resilience Guarantees

✍ Ruiz, M.; Perello, J.; Velasco, L.; Spadaro, S.; Comellas, J.; Junyent, G. 📂 Article 📅 2011 🏛 Optical Society of America 🌐 English ⚖ 465 KB

On-chip network design automation with s

On-chip network design automation with source routing switches

✍ Ma, Liwei; Sun, Yihe 📂 Article 📅 2007 🏛 Bioline International 🌐 English ⚖ 437 KB

Trade-offs in the design of a router wit

Trade-offs in the design of a router with both guaranteed and best-effort services for networks on chip

✍ Rijpkema, E.; Goossens, K.; Radulescu, A.; Dielissen, J.; van Meerbergen, J.; Wi 📂 Article 📅 2003 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 488 KB