✦ LIBER ✦

Design of hierarchical cellular automata for on-chip test pattern generator

✍ Scribed by Sikdar, B.K.; Ganguly, N.; Chaudhuri, P.P.

Book ID: 118698325
Publisher: IEEE
Year: 2002
Tongue: English
Weight: 527 KB
Volume: 21
Category: Article
ISSN: 0278-0070
DOI: 10.1109/tcad.2002.804380

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A Method for Designing a Deterministic T

A Method for Designing a Deterministic Test Pattern Generator Based on Cellular Automata

✍ María José López; Mar Martínez; Salvador Bracho 📂 Article 📅 1999 🏛 Springer US 🌐 English ⚖ 90 KB

Efficient test pattern generators based

Efficient test pattern generators based on specific cellular automata structures

✍ T. Garbolino; A. Hławiczka 📂 Article 📅 2002 🏛 Elsevier Science 🌐 English ⚖ 307 KB

Built-in self-test generator design usin

Built-in self-test generator design using nonuniform cellular automata model

✍ Guler, M.; Kilic, H. 📂 Article 📅 1998 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 792 KB

Design and characterization of cellular

Design and characterization of cellular automata based associative memory for pattern recognition

✍ Niloy Ganguly; Maji, P.; Sikdar, B.K.; Chaudhuri, P.P. 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 533 KB

Design-for-test approach of an asynchron

Design-for-test approach of an asynchronous network-on-chip architecture and its associated test pattern generation and application

✍ Tran, X.T.; Thonnart, Y.; Durupt, J.; Beroulle, V.; Robach, C. 📂 Article 📅 2009 🏛 The Institution of Engineering and Technology 🌐 English ⚖ 847 KB

Pipeline implementation of cellular auto

Pipeline implementation of cellular automata for structural design on message-passing multiprocessors

✍ Shahriar Setoodeh; David B. Adams; Zafer Gürdal; Layne T. Watson 📂 Article 📅 2006 🏛 Elsevier Science 🌐 English ⚖ 853 KB

The inherent structure of cellular automata is trivially parallelizable and can directly benefit from massively parallel machines in computationally intensive problems. This paper presents both block synchronous and block pipeline (with asynchronous message passing) parallel implementations of cellu