✦ LIBER ✦

Test synthesis of systems-on-a-chip

✍ Scribed by Ravi, S.; Jha, N.K.

Book ID: 118698299
Publisher: IEEE
Year: 2002
Tongue: English
Weight: 731 KB
Volume: 21
Category: Article
ISSN: 0278-0070
DOI: 10.1109/tcad.2002.802265

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A hierarchical test methodology for syst

A hierarchical test methodology for systems on chip

✍ Jin-Fu Li; Hsin-Jung Huang; Jeng-Bin Chen; Chih-Pin Su; Cheng-Wen Wu; Chuang Che 📂 Article 📅 2002 🏛 IEEE 🌐 English ⚖ 396 KB

Test bus sizing for system-on-a-chip

✍ Iyengar, V.; Chakrabarty, K. 📂 Article 📅 2002 🏛 IEEE 🌐 English ⚖ 472 KB

A Note on System-on-Chip Test Scheduling

A Note on System-on-Chip Test Scheduling Formulation

✍ Sandeep Koranne 📂 Article 📅 2004 🏛 Springer US 🌐 English ⚖ 64 KB

Resource-constrained system-on-a-chip te

Resource-constrained system-on-a-chip test: a survey

✍ Xu, Q.; Nicolici, N. 📂 Article 📅 2005 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 936 KB

Reliability, Availability and Serviceabi

Reliability, Availability and Serviceability of Networks-on-Chip || Systems-on-Chip Testing

✍ Cota, Érika; de Morais Amory, Alexandre; Soares Lubaszewski, Marcelo 📂 Article 📅 2011 🏛 Springer US 🌐 English ⚖ 394 KB

This book presents an overview of the issues related to the test, diagnosis and fault-tolerance of Network on Chip-based systems. It is the first book dedicated to the quality aspects of NoC-based systems and will serve as an invaluable reference to the problems, challenges, solutions, and trade-off

Design, synthesis, and test of networks

Design, synthesis, and test of networks on chips

✍ Pande, P.P.; Grecu, C.; Ivanov, A.; Saleh, R.; De Micheli, G. 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 149 KB