✦ LIBER ✦

A 4-Mb CMOS SRAM with a PMOS thin-film-transistor load cell

✍ Scribed by Ootani, T.; Hayakawa, S.; Kakumu, M.; Aona, A.; Kinugawa, M.; Takeuchi, H.; Noguchi, K.; Yabe, T.; Sato, K.; Maeguchi, K.; Ochii, K.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A 23-ns 4-Mb CMOS SRAM with 0.2-μA stand

✍ Sasaki, K.; Ishibashi, K.; Shimohigashi, K.; Yamanaka, T.; Moriwake, N.; Honjo, 📂 Article 📅 1990 🏛 IEEE 🌐 English ⚖ 688 KB

A 20-ns 4-Mb CMOS SRAM with hierarchical

✍ Hirose, T.; Kuriyama, H.; Murakami, S.; Yuzuriha, K.; Mukai, T.; Tsutsumi, K.; N 📂 Article 📅 1990 🏛 IEEE 🌐 English ⚖ 595 KB

A 1 ns, 1 W, 2.5 V, 32 Kb NTL-CMOS SRAM

✍ Okamura, H.; Toyoshima, H.; Takeda, K.; Oguri, T.; Nakamura, S.; Takada, M.; Ima 📂 Article 📅 1995 🏛 IEEE 🌐 English ⚖ 959 KB

A 6-ns 4-Mb CMOS SRAM with offset-voltag

✍ Ishibashi, K.; Takasugi, K.; Komiyaji, K.; Toyoshima, H.; Yamanaka, T.; Fukami, 📂 Article 📅 1995 🏛 IEEE 🌐 English ⚖ 701 KB

A 16-Mb CMOS SRAM with a 2.3-μm2 single-

✍ Sasaki, K.; Ueda, K.; Takasugi, K.; Toyoshima, H.; Ishibashi, K.; Yamanaka, T.; 📂 Article 📅 1993 🏛 IEEE 🌐 English ⚖ 624 KB

A 25-ns 4-Mbit CMOS SRAM with dynamic bi

✍ Miyaji, F.; Matsuyama, Y.; Kanaishi, Y.; Senoh, K.; Emori, T.; Hagiwara, Y. 📂 Article 📅 1989 🏛 IEEE 🌐 English ⚖ 747 KB