✦ LIBER ✦

A 1-V operating 256-kb full-CMOS SRAM

✍ Scribed by Sekiyama, A.; Seki, T.; Nagai, S.; Iwase, A.; Suzuki, N.; Hayasaka, M.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A 14 ns 256 K×1 CMOS SRAM with multiple

✍ Voss, P.H.; Pfennings, L.C.M.G.; Phelan, C.G.; O'Connell, C.M.; Davies, T.J.; On 📂 Article 📅 1989 🏛 IEEE 🌐 English ⚖ 634 KB

A 0.65-ns, 72-kb ECL-CMOS RAM macro for

✍ Nambu, H.; Kanetani, K.; Idei, Y.; Masuda, T.; Higeta, K.; Ohayashi, M.; Usami, 📂 Article 📅 1995 🏛 IEEE 🌐 English ⚖ 861 KB

A 1.5-ns 256-kb BiCMOS SRAM with 60-ps 1

✍ Tamba, N.; Anzai, A.; Akimoto, K.; Ohayashi, M.; Hiramoto, T.; Kokubu, T.; Ohmor 📂 Article 📅 1994 🏛 IEEE 🌐 English ⚖ 860 KB

Design and analysis of a 0.6 V-operating

✍ Jankovic, N.; Bushehri, E. 📂 Article 📅 1995 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 352 KB

A 1 ns, 1 W, 2.5 V, 32 Kb NTL-CMOS SRAM

✍ Okamura, H.; Toyoshima, H.; Takeda, K.; Oguri, T.; Nakamura, S.; Takada, M.; Ima 📂 Article 📅 1995 🏛 IEEE 🌐 English ⚖ 959 KB

A 25-ns low-power full-CMOS 1-Mbit (128

✍ Chu, S.T.; Dikken, J.; Hartgring, C.D.; List, F.J.; Raemaekers, J.G.; Bells, S.A 📂 Article 📅 1988 🏛 IEEE 🌐 English ⚖ 678 KB