✦ LIBER ✦

Design and analysis of a 0.6 V-operating merged CMOS-bipolar SRAM cell

✍ Scribed by Jankovic, N.; Bushehri, E.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Analysis and design of a new SRAM memory

✍ Shang-Ming Wang; Ching-Yuan Wu 📂 Article 📅 2003 🏛 Elsevier Science 🌐 English ⚖ 178 KB

Analysis and design of a 1.0-V CMOS mixe

✍ Bao-Lin Wei; Yu-Jie Dai 📂 Article 📅 2012 🏛 Elsevier Science 🌐 English ⚖ 590 KB

Design and analysis of a ±1 V CMOS four-

✍ Seng, Y.K.; Rofail, S.S. 📂 Article 📅 1998 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 994 KB

Design of a laminated current cell reloc

✍ Junho Moon; Minkyu Song; Seungchul Shin; Kyungho Moon; Byungha Park 📂 Article 📅 2009 🏛 Springer 🌐 English ⚖ 861 KB

[IEEE International Electron Devices Mee

✍ Ishida, M.; Kawakami, T.; Tsuji, A.; Kawamoto, N.; Motoyoshi, M.; Ouchi, N. 📂 Article 📅 1998 🏛 IEEE ⚖ 706 KB

[IEEE Tutorial (ICICDT) - Grenoble, Fran

✍ Diaz-Madrid, Jose-Angel; Neubauer, Harald; Domenech-Asensi, Gines; Ruiz, Ramon 📂 Article 📅 2008 🏛 IEEE ⚖ 984 KB