✦ LIBER ✦

Design and analysis of a ±1 V CMOS four-quadrant analogue multiplier

✍ Scribed by Seng, Y.K.; Rofail, S.S.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Four-quadrant analogue CMOS multiplier c

✍ Lau, K.T.; Lee, S.T.; Ong, V.K.S. 📂 Article 📅 1998 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 295 KB

Design of a CMOS low-power and low-volta

✍ Weihsing Liu; Shen-Iuan Liu 📂 Article 📅 2009 🏛 Springer 🌐 English ⚖ 398 KB

Design of very low-distortion, four-quad

✍ Yutaka Igarashi; Akira Hyogo; Keitaro Sekine 📂 Article 📅 1994 🏛 John Wiley and Sons 🌐 English ⚖ 711 KB

Analysis and design of a 1.0-V CMOS mixe

✍ Bao-Lin Wei; Yu-Jie Dai 📂 Article 📅 2012 🏛 Elsevier Science 🌐 English ⚖ 590 KB

Design and analysis of a 0.6 V-operating

✍ Jankovic, N.; Bushehri, E. 📂 Article 📅 1995 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 352 KB

[IEEE Proceedings of the International S

✍ Li, S.C.; Cha, J.C. 📂 Article 📅 2002 🏛 IEEE ⚖ 677 KB