✦ LIBER ✦

A 1.5-ns 256-kb BiCMOS SRAM with 60-ps 11-K logic gates

✍ Scribed by Tamba, N.; Anzai, A.; Akimoto, K.; Ohayashi, M.; Hiramoto, T.; Kokubu, T.; Ohmori, S.; Muraya, T.; Kishimoto, A.; Tsuji, S.; Hayashi, H.; Handa, N.; Igarashi, T.; Nambu, H.; Yoshida, M.; Fujiwara, T.; Watanabe, K.; Uchida, A.; Odaka, M.; Yamaguchi, K.; Ikeda, T.

Book ID: 119774176
Publisher: IEEE
Year: 1994
Tongue: English
Weight: 860 KB
Volume: 29
Category: Article
ISSN: 0018-9200
DOI: 10.1109/4.328635

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A 5.8-ns 256-Kb BiCMOS TTL SRAM with T-S

A 5.8-ns 256-Kb BiCMOS TTL SRAM with T-Shaped bit line architecture

✍ Shiomi, T.; Wada, T.; Ohbayashi, S.; Ohba, A.; Honda, H.; Ishigaki, Y.; Hine, S. 📂 Article 📅 1993 🏛 IEEE 🌐 English ⚖ 718 KB

A 1.5-ns cycle-time 18-kb pseudo-dual-po

A 1.5-ns cycle-time 18-kb pseudo-dual-port RAM with 9K logic gates

✍ Iwabuchi, M.; Usami, M.; Kashiyama, M.; Oomori, T.; Murata, S.; Hiramoto, T.; Ha 📂 Article 📅 1994 🏛 IEEE 🌐 English ⚖ 664 KB

A soft-error-immune 0.9-ns 1.15-Mb ECL-C

A soft-error-immune 0.9-ns 1.15-Mb ECL-CMOS SRAM with 30-ps 120 k logic gates and on-chip test circuitry

✍ Higeta, K.; Usami, M.; Ohayashi, M.; Fujimura, Y.; Nishiyama, M.; Isomura, S.; Y 📂 Article 📅 1996 🏛 IEEE 🌐 English ⚖ 930 KB