✦ LIBER ✦

A 5.8-ns 256-Kb BiCMOS TTL SRAM with T-Shaped bit line architecture

✍ Scribed by Shiomi, T.; Wada, T.; Ohbayashi, S.; Ohba, A.; Honda, H.; Ishigaki, Y.; Hine, S.; Anami, K.; Suzuki, K.; Sumi, T.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A 6-ns 256-kb BiCMOS TTL SRAM

✍ Akioka, T.; Hiraishi, A.; Yamauchi, T.; Yokoyama, Y.; Takahashi, S.; Iwamura, M. 📂 Article 📅 1991 🏛 IEEE 🌐 English ⚖ 505 KB

A 5-ns 32 K ×8/×9 bi-CMOS TTL SRAM with

✍ Shigeki Ohbayashi; Toru Shiomi; Ryuichi Matsuo; Tadashi Sumi; Hiroki Honda; Yosh 📂 Article 📅 1994 🏛 John Wiley and Sons 🌐 English ⚖ 843 KB

A 1.5-ns 256-kb BiCMOS SRAM with 60-ps 1

✍ Tamba, N.; Anzai, A.; Akimoto, K.; Ohayashi, M.; Hiramoto, T.; Kokubu, T.; Ohmor 📂 Article 📅 1994 🏛 IEEE 🌐 English ⚖ 860 KB

A 150 ns 16-Mb CMOS SRAM with interdigit

✍ Matsumiya, M.; Kawashima, S.; Sakata, M.; Ookura, M.; Miyabo, T.; Koga, T.; Itab 📂 Article 📅 1992 🏛 IEEE 🌐 English ⚖ 870 KB