𝔖 Bobbio Scriptorium
✦   LIBER   ✦

A 0.18-μm CMOS Balanced Amplifier for 24-GHz Applications

✍ Scribed by Jun-De Jin; Hsu, S.S.H.

Book ID
117884474
Publisher
IEEE
Year
2008
Tongue
English
Weight
883 KB
Volume
43
Category
Article
ISSN
0018-9200

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Differential Tx amplifier at 24 GHz in 0
Differential Tx amplifier at 24 GHz in 0.13-μm CMOS technology
✍ Angelos Alexanian; Frederic Carrez 📂 Article 📅 2009 🏛 John Wiley and Sons 🌐 English ⚖ 335 KB

## Abstract A 24 GHz Tx output stage with driver was designed and fabricated in 0.13‐μm CMOS process. Load impedances were chosen for maximizing output power while limiting voltage swing for improved reliability. Measured small signal gain is 19 dB. Measured output power is 13.6 dBm (PAE 17.2%) at

23-GHz low-noise amplifier using paralle
23-GHz low-noise amplifier using parallel feedback in 0.18-μm CMOS
✍ B. M. Frank; M. M. Hossain; Y. M. M. Antar 📂 Article 📅 2005 🏛 John Wiley and Sons 🌐 English ⚖ 120 KB

## Abstract A three‐stage low‐noise amplifier (LNA) fabricated in a standard 0.18‐μm CMOS process (__f__~__T__~ = 45 GHz) with a maximum gain of 18 dB at 23.2 GHz and a 5.8‐dB noise figure is presented. Parallel feedback between the gate and drain is used in all three stages. This configuration als

A band selected 3.1–30.1 GHz distributed
A band selected 3.1–30.1 GHz distributed amplifier in 0.18-μm CMOS technology
✍ Wu-Shiung Feng; Chien-Cheng Wei; Hui-Chen Hsu; Chia-Hsun Chen; Prasenjit Chatter 📂 Article 📅 2011 🏛 John Wiley and Sons 🌐 English ⚖ 335 KB

## Abstract A band‐selected 3.1–30.1 GHz CMOS distributed amplifier (DA) for extended UWB application is presented in this article. The proposed circuit was designed and fabricated with a 0.18‐μm CMOS technology. This circuit uses a sharpening technique to improve the frequency response from low‐pa

A low power 20-GHz low-noise amplifier f
A low power 20-GHz low-noise amplifier fabricated using 0.18-μm CMOS technology
✍ J.-X. Liu; H.-C. Kuo; Y.-K. Chu; J.-F. Yeh; H.-R. Chuang 📂 Article 📅 2009 🏛 John Wiley and Sons 🌐 English ⚖ 536 KB

## Abstract A 20‐GHz CMOS low‐noise amplifier (LNA) fabricated with the 0.18 μm process is presented. This two‐stage cascaded common source LNA exhibits low power consumption with a satisfying performance such as overall gain and noise figure (NF). The measurement is performed on‐wafer. The 20‐GHz

A 30-GHz 10-dB low noise amplifier using
A 30-GHz 10-dB low noise amplifier using standard 0.18-μm CMOS technology
✍ Hsin-Lung Tu; Tsung-Yu Yang; Kung-Hao Liang; Hwann-Kaeo Chiou 📂 Article 📅 2007 🏛 John Wiley and Sons 🌐 English ⚖ 192 KB

## Abstract A three‐stage 30‐GHz low noise amplifier (LNA) was designed and fabricated in a standard 0.18‐μm CMOS technology. The LNA has demonstrated a 10‐dB gain and a minimum noise figure of 5.2 dB at 30 GHz. The achieved input 1‐dB compression point (IP~1 dB~) and third order intercept point (I