✦ LIBER ✦

Two methods of realising 10 nm T-gate lithography

✍ Scribed by S. Bentley; X. Li; D.A.J. Moran; I.G. Thayne

Book ID: 104052180
Publisher: Elsevier Science
Year: 2009
Tongue: English
Weight: 476 KB
Volume: 86
Category: Article
ISSN: 0167-9317
DOI: 10.1016/j.mee.2008.12.029

No coin nor oath required. For personal study only.

✦ Synopsis

This paper presents two separate methods for the fabrication of 10 nm footprint T-gates using a two-step gate process. We examine the limits of lithographic and pattern transfer processes using the exposure of ZEP520A resist by electron beam lithography, suitable development processes and subsequent pattern transfer by SF 6 =N 2 reactive ion etching of a silicon nitride layer on III-V substrates. In a second process, the dimensions of a larger initial feature are reduced using the deposition and etching of conformal silicon nitride. Both processes have yielded metallised gates with a footprint as small as 10 nm and are suitable for incorporation into a HEMT process flow.

📜 SIMILAR VOLUMES

Fabrication of 22 nm T-gates for HE

Fabrication of 22 nm T-gates for HEMT applications

✍ S. Bentley; X. Li; D.A.J. Moran; I.G. Thayne 📂 Article 📅 2008 🏛 Elsevier Science 🌐 English ⚖ 423 KB

Fabrication of 100 nm gate length M

Fabrication of 100 nm gate length MOSFET's using a novel carbon nanotube-based nano-lithography

✍ J. Derakhshandeh; Y. Abdi; S. Mohajerzadeh; H. Hosseinzadegan; E. Asl. Soleimani 📂 Article 📅 2005 🏛 Elsevier Science 🌐 English ⚖ 292 KB

Sub-100 nm T-gate fabrication using

Sub-100 nm T-gate fabrication using a positive resist ZEP520/P(MMA-MAA)/PMMA trilayer by double exposure at 50 kV e-beam lithography

✍ S.C Kim; B.O Lim; H.S Lee; D.-H Shin; S.K Kim; H.C Park; J.K Rhee 📂 Article 📅 2004 🏛 Elsevier Science 🌐 English ⚖ 366 KB

Recent advances in electron beam lithography have made possible the fabrication of pseudomorphic high electron mobility transistors (PHEMTs) with gate length well in the nanometer regime. This gate processes mostly require thin dielectric support layers in order to prevent collapse of gate head due

Challenges in using optical lithography

Challenges in using optical lithography for the building of a 22 nm node 6T-SRAM cell

✍ M. Ercken; E. Altamirano-Sanchez; C. Baerts; S. Brus; J. De Backer; C. Delvaux; 📂 Article 📅 2010 🏛 Elsevier Science 🌐 English ⚖ 624 KB

Surface mass spectrometric analysis of S

Surface mass spectrometric analysis of SiCl4/SiF4/O2 dry etch gate recessed 120 nm T-gate GaAs pHEMTs

✍ X. Li; K. Elgaid; H. McLelland; I.G. Thayne 📂 Article 📅 2005 🏛 Elsevier Science 🌐 English ⚖ 537 KB

The characteristics of sub-10 nm ga

The characteristics of sub-10 nm gate-length erbium-silicided n-type Schottky barrier metal-oxide-semiconductor field-effect-transistors

✍ Moongyu Jang; Seongjae Lee 📂 Article 📅 2012 🏛 Elsevier Science 🌐 English ⚖ 782 KB

Two methods of realising 10&#xa0;nm T-gate lithography

✦ Synopsis

Two methods of realising 10 nm T-gate lithography