✦ LIBER ✦

Transient latchup characteristics in n-well CMOS

✍ Scribed by Ohzone, T.; Iwata, J.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Modeling and analysis of transient latch

✍ Goto, G.; Takahashi, H.; Nakamura, T. 📂 Article 📅 1986 🏛 IEEE 🌐 English ⚖ 859 KB

Latchup prevention using an N-well epi-C

✍ Holly, P.J.; Akers, L.A. 📂 Article 📅 1983 🏛 IEEE 🌐 English ⚖ 516 KB

Latchup performance of retrograde and co

✍ Lewis, A.G.; Martin, R.A.; Tiao-Yuan Huang; Chen, J.Y.; Koyanagi, M. 📂 Article 📅 1987 🏛 IEEE 🌐 English ⚖ 973 KB

Transient latchup in bulk CMOS with a vo

✍ Fu, K.Y. 📂 Article 📅 1985 🏛 IEEE 🌐 English ⚖ 456 KB

A transient analysis of latchup in bulk

✍ Troutman, R.R.; Zappe, H.P. 📂 Article 📅 1983 🏛 IEEE 🌐 English ⚖ 882 KB

New transient characterization of latchu

✍ F.M. Roche; S.D. Bocus; P. Girard; R. Barille 📂 Article 📅 1992 🏛 Elsevier Science 🌐 English ⚖ 226 KB