✦ LIBER ✦

Modeling and analysis of transient latchup in double-well bulk CMOS

✍ Scribed by Goto, G.; Takahashi, H.; Nakamura, T.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A transient analysis of latchup in bulk

✍ Troutman, R.R.; Zappe, H.P. 📂 Article 📅 1983 🏛 IEEE 🌐 English ⚖ 882 KB

A new criterion for transient latchup an

✍ Yeu-Haw Yang; Chung-Yu Wu 📂 Article 📅 1989 🏛 IEEE 🌐 English ⚖ 708 KB

Transient latchup in bulk CMOS with a vo

✍ Fu, K.Y. 📂 Article 📅 1985 🏛 IEEE 🌐 English ⚖ 456 KB

Static and transient latchup simulation

✍ Strzempa-Depre, M.; Harter, J.; Werner, C.; Skapa, H.; Kassing, R. 📂 Article 📅 1987 🏛 IEEE 🌐 English ⚖ 776 KB

The effect of layout, substrate/well bia

✍ Yeu-Haw Yang; Chung-Yu Wu 📂 Article 📅 1989 🏛 Elsevier Science 🌐 English ⚖ 921 KB

Transient Self-Heating in Storage of Bul

✍ Melika Baklouti; Jean-Pierre Corriou; André Laurent 📂 Article 📅 1998 🏛 John Wiley and Sons 🌐 English ⚖ 125 KB 👁 1 views