✦ LIBER ✦

Latchup prevention using an N-well epi-CMOS process

✍ Scribed by Holly, P.J.; Akers, L.A.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

An isolated vertical n-p-n transistor in

✍ Zeitzoff, P.M.; Anagnostopoulos, C.N.; Wong, K.Y.; Brandt, B.P. 📂 Article 📅 1985 🏛 IEEE 🌐 English ⚖ 1009 KB

A 256K ROM fabricated using n-well CMOS

✍ Kamuro, S.; Masaki, Y.; Sano, K.; Kimura, S. 📂 Article 📅 1982 🏛 IEEE 🌐 English ⚖ 705 KB

Low voltage four-quadrant current multip

✍ Vlademir J. S. Oliveira; Nobuo Oki 📂 Article 📅 2009 🏛 Springer 🌐 English ⚖ 495 KB

[IRE 1978 International Electron Devices

✍ Estreich, D.B.; Ochoa, A.; Dutton, R.W. 📂 Article 📅 1978 🏛 IRE ⚖ 354 KB