✦ LIBER ✦

An isolated vertical n-p-n transistor in an n-well CMOS process

✍ Scribed by Zeitzoff, P.M.; Anagnostopoulos, C.N.; Wong, K.Y.; Brandt, B.P.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Latchup prevention using an N-well epi-C

✍ Holly, P.J.; Akers, L.A. 📂 Article 📅 1983 🏛 IEEE 🌐 English ⚖ 516 KB

An n-well CMOS dynamic RAM

✍ Shimohigashi, K.; Masuda, H.; Kamigaki, Y.; Itoh, K.; Hashimoto, N.; Arai, E. 📂 Article 📅 1982 🏛 IEEE 🌐 English ⚖ 582 KB

An n-Well CMOS Dynamic RAM

✍ Katsuhiro, S.; Masuda, H.; Kamigaki, Y.; Itoh, K.; Hashimoto, N.; Arai, E. 📂 Article 📅 1982 🏛 IEEE 🌐 English ⚖ 836 KB

Low voltage four-quadrant current multip

✍ Vlademir J. S. Oliveira; Nobuo Oki 📂 Article 📅 2009 🏛 Springer 🌐 English ⚖ 495 KB

Dopant diffusion in n+p+ poly gate CMOS

✍ Wen Lin; M.L. Chen; R.H. Doklan; C.Y. Lu 📂 Article 📅 1989 🏛 Elsevier Science 🌐 English ⚖ 396 KB

Base current reversal phenomenon in a CM

✍ Tzuen-Hsi Huang; Ming-Jer Chen 📂 Article 📅 1995 🏛 IEEE 🌐 English ⚖ 687 KB