✦ LIBER ✦

Testing for multiple faults in domino-CMOS logic circuits

✍ Scribed by Jha, N.K.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Testing of multiple-output domino logic

✍ Jha, N.K.; Tong, Q. 📂 Article 📅 1990 🏛 IEEE 🌐 English ⚖ 622 KB

Logic testing of bridging faults in CMOS

✍ Chess, B.; Larrabee, T. 📂 Article 📅 1998 🏛 IEEE 🌐 English ⚖ 172 KB

Detection of multiple faults using SSFTS

✍ Carol Q. Tong; Ding Lu 📂 Article 📅 1995 🏛 Elsevier Science 🌐 English ⚖ 796 KB

Multiple stuck-open fault detection in C

✍ Jha, N.K. 📂 Article 📅 1988 🏛 IEEE 🌐 English ⚖ 757 KB

Modeling for stuck faults in cmos non-th

✍ Asad A. Ismaeel; Rakesh Bhatnagar 📂 Article 📅 1995 🏛 Elsevier Science 🌐 English ⚖ 530 KB

Test generation for IDDQ testing of brid

✍ Bollinger, S.W.; Midkiff, S.F. 📂 Article 📅 1994 🏛 IEEE 🌐 English ⚖ 726 KB