✦ LIBER ✦

Logic testing of bridging faults in CMOS integrated circuits

✍ Scribed by Chess, B.; Larrabee, T.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Testing for multiple faults in domino-CM

✍ Jha, N.K. 📂 Article 📅 1988 🏛 IEEE 🌐 English ⚖ 921 KB

Test generation for IDDQ testing of brid

✍ Bollinger, S.W.; Midkiff, S.F. 📂 Article 📅 1994 🏛 IEEE 🌐 English ⚖ 726 KB

Robust testing of CMOS logic circuits

✍ Niraj K. Jha 📂 Article 📅 1989 🏛 Elsevier Science 🌐 English ⚖ 545 KB

Testing of zipper CMOS logic circuits

✍ Tong, Q.; Jha, N.K. 📂 Article 📅 1990 🏛 IEEE 🌐 English ⚖ 470 KB

Behavior Analysis of Internal Feedback B

✍ Yukiya Miura; Shuichi Seno 📂 Article 📅 2002 🏛 Springer US 🌐 English ⚖ 147 KB

Current testability analysis of feedback

✍ Roca, M.; Rubio, A. 📂 Article 📅 1995 🏛 IEEE 🌐 English ⚖ 858 KB