✦ LIBER ✦

Testing of zipper CMOS logic circuits

✍ Scribed by Tong, Q.; Jha, N.K.

Book ID: 119773457
Publisher: IEEE
Year: 1990
Tongue: English
Weight: 470 KB
Volume: 25
Category: Article
ISSN: 0018-9200
DOI: 10.1109/4.102690

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Robust testing of CMOS logic circuits

✍ Niraj K. Jha 📂 Article 📅 1989 🏛 Elsevier Science 🌐 English ⚖ 545 KB

Testing of multiple-output domino logic

Testing of multiple-output domino logic (MODL) CMOS circuits

✍ Jha, N.K.; Tong, Q. 📂 Article 📅 1990 🏛 IEEE 🌐 English ⚖ 622 KB

Logic testing of bridging faults in CMOS

Logic testing of bridging faults in CMOS integrated circuits

✍ Chess, B.; Larrabee, T. 📂 Article 📅 1998 🏛 IEEE 🌐 English ⚖ 172 KB

Testing for multiple faults in domino-CM

Testing for multiple faults in domino-CMOS logic circuits

✍ Jha, N.K. 📂 Article 📅 1988 🏛 IEEE 🌐 English ⚖ 921 KB

CMOS regenerative logic circuits

✍ Branko L. Dokić 📂 Article 📅 1983 🏛 Elsevier Science 🌐 English ⚖ 407 KB

New solutions of inverter, NAND and NOR logic circuits with hysteresis transfer characteristic (Schmitt triggers} consisting of three standard CMOS logic circuits and one resistor are described in this paper. The input circuit determines the logic function of a Schmitt trigger and the other two are

Dynamic logic CMOS circuits

✍ Friedman, V.; Liu, S. 📂 Article 📅 1984 🏛 IEEE 🌐 English ⚖ 610 KB