This paper presents a static test compaction method for IDDQ testing of sequential circuits. Test compaction reduces test application time and tester memory and consequently reduces testing cost. Particularly for IDDQ testing, measurement of IDDQ is time-consuming, and thus test compaction is a very
โฆ LIBER โฆ
Test Set and Fault Partitioning Techniques for Static Test Sequence Compaction for Sequential Circuits
โ Scribed by Michael S. Hsiao; Srimat Chakradhar
- Book ID
- 110261840
- Publisher
- Springer US
- Year
- 2000
- Tongue
- English
- Weight
- 74 KB
- Volume
- 16
- Category
- Article
- ISSN
- 0923-8174
No coin nor oath required. For personal study only.
๐ SIMILAR VOLUMES
Static test compaction for IDDQ testing
โ
Yoshinobu Higami; Kewal K. Saluja; Yuzo Takamatsu; Kozo Kinoshita
๐
Article
๐
2000
๐
John Wiley and Sons
๐
English
โ 335 KB
๐ 2 views
Efficient Static Compaction Techniques f
โ
El-Maleh, A.H.; Khursheed, S.S.; Sait, S.M.
๐
Article
๐
2006
๐
IEEE
๐
English
โ 398 KB
Reverse-order-restoration-based static t
โ
Ruifeng Guo; Reddy, S.M.; Pomeranz, I.
๐
Article
๐
2003
๐
IEEE
๐
English
โ 816 KB
Static test compaction for diagnostic te
โ
Pomeranz, I.; Reddy, S.M.
๐
Article
๐
2010
๐
The Institution of Engineering and Technology
๐
English
โ 172 KB
Test sequence compaction methods for acy
โ
Toshinori Hosokawa; Tomoo Inoue; Toshihiro Hiraoka; Hideo Fujiwara
๐
Article
๐
2002
๐
John Wiley and Sons
๐
English
โ 181 KB
## Abstract Test sequences for acyclic sequential circuits can be generated by using a time expansion model. In this paper, static and dynamic test sequence compaction techniques are proposed in which the test sequence generated by the time expansion model has two characteristics: (1) The test sequ
Highly Compact Interconnect Test Pattern
โ
Jaehoon Song; Juhee Han; Hyunbean Yi; Taejin Jung; Sungju Park
๐
Article
๐
2009
๐
Institute of Electrical and Electronics Engineers
๐
English
โ 385 KB