✦ LIBER ✦

Synthesis of delay fault testability circuits

✍ Scribed by Chakravarty, S.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Addendum to “Synthesis of robust delay-f

✍ Devadas, S.; Keutzer, K. 📂 Article 📅 1996 🏛 IEEE 🌐 English ⚖ 241 KB

Synthesis of asynchronous circuits for s

✍ Nowick, S.M.; Jha, N.K.; Cheng, F.-C. 📂 Article 📅 1997 🏛 IEEE 🌐 English ⚖ 187 KB

Multifault and delay-fault testability o

✍ Wuudiann Ke; P. R. Menon 📂 Article 📅 1995 🏛 Springer US 🌐 English ⚖ 327 KB

Path-delay-fault testable nonscan sequen

✍ Wuudiann Ke; Menon, P.R. 📂 Article 📅 1995 🏛 IEEE 🌐 English ⚖ 789 KB

Synthesis of symmetric functions for pat

✍ Chakrabarti, S.; Das, S.; Das, D.K.; Bhattacharya, B.B. 📂 Article 📅 2000 🏛 IEEE 🌐 English ⚖ 215 KB

Random pattern testability of delay faul

✍ Savir, J.; McAnney, W.H. 📂 Article 📅 1988 🏛 IEEE 🌐 English ⚖ 914 KB