✦ LIBER ✦

Path-delay-fault testable nonscan sequential circuits

✍ Scribed by Wuudiann Ke; Menon, P.R.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Generating tests for delay faults in non

✍ Agrawal, P.; Agrawal, V.D.; Seth, S.C. 📂 Article 📅 1993 🏛 IEEE 🌐 English ⚖ 839 KB

Synthesis of delay fault testability cir

✍ Chakravarty, S. 📂 Article 📅 1996 🏛 IEEE 🌐 English ⚖ 766 KB

On redundant path delay faults in synchr

✍ Tekumalla, R.C.; Menon, P.R. 📂 Article 📅 2000 🏛 IEEE 🌐 English ⚖ 208 KB

Resynthesis of Combinational Circuits fo

✍ Angela Krstić; Kwang-Ting Cheng 📂 Article 📅 1997 🏛 Springer US 🌐 English ⚖ 130 KB

Delay fault simulation of sequential cir

✍ Kanji Hirabayashi 📂 Article 📅 1993 🏛 Springer US 🌐 English ⚖ 320 KB

Synthesis of asynchronous circuits for s

✍ Nowick, S.M.; Jha, N.K.; Cheng, F.-C. 📂 Article 📅 1997 🏛 IEEE 🌐 English ⚖ 187 KB