✦ LIBER ✦

Stacked solder bumping technology for improved solder joint reliability

✍ Scribed by Xingsheng Liu; Shuangyan Xu; Guo-Quan Lu; David A Dillard

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

VLSI Chip Interconnection Technology Usi

✍ Matsui, N.; Sasaki, S.; Ohsaki, T. 📂 Article 📅 1987 🏛 IEEE 🌐 English ⚖ 634 KB

Studies of electroless nickel under bump

✍ Young-Doo Jeon; Kyung-Wook Paik; Kyung-Soon Bok; Woo-Suk Choi; Chul-Lae Cho 📂 Article 📅 2002 🏛 Springer US 🌐 English ⚖ 642 KB

Overview of Board-Level Solder Joint Rel

✍ Zhong, Z.W.; Tee, T.Y. 📂 Article 📅 2009 🏛 IEEE 🌐 English ⚖ 813 KB

Experimental and statistical analyses of

✍ Lau, J.H.; Harkins, G.; Rice, D.; Kral, J.; Wells, B. 📂 Article 📅 1988 🏛 IEEE 🌐 English ⚖ 954 KB

Board level solder joint reliability ana

✍ Tong Yan Tee; Hun Shen Ng; Zhaowei Zhong 📂 Article 📅 2006 🏛 Elsevier Science 🌐 English ⚖ 342 KB

A new packaging technology using micro-s

✍ Tsunetsugu, H.; Katsura, K.; Hayashi, T.; Ishitsuka, F.; Hata, S. 📂 Article 📅 1992 🏛 IEEE 🌐 English ⚖ 621 KB