✦ LIBER ✦

Sequential fault modeling and test pattern generation for CMOS iterative logic arrays

✍ Scribed by Psarakis, M.; Gizopoulos, D.; Paschalis, A.; Zorian, Y.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Testing iterative logic arrays for seque

✍ Chih-Yuang Su; Cheng-Wen Wu 📂 Article 📅 1994 🏛 IEEE 🌐 English ⚖ 712 KB

CMOS fault modeling, test generation and

✍ C Matthäus; B Krüger-Sprengel; C Glowacz; U Hübner; H.T Vierhaus 📂 Article 📅 1988 🏛 Elsevier Science ⚖ 406 KB

A knowledge-based test generator for sta

✍ Varma, P.; Tohma, Y. 📂 Article 📅 1988 🏛 IEEE 🌐 English ⚖ 754 KB

[IEEE Comput. Soc. Press [1992] 29th ACM

✍ Chakraborty, T.J.; Agrawal, V.D.; Bushnell, M.L. 📂 Article 📅 1992 🏛 IEEE Comput. Soc. Press ⚖ 817 KB