✦ LIBER ✦

Partial-scan delay fault testing of asynchronous circuits

✍ Scribed by Kishinevsky, M.; Kondratyev, A.; Lavagno, L.; Saldanha, A.; Taubin, A.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Delay fault testing using partial multip

✍ Bareisa, Eduardas; Jusas, Vacius; Motiejunas, Kestutis; Seinauskas, Rimantas 📂 Article 📅 2013 🏛 Elsevier Science 🌐 English ⚖ 555 KB

A Scan-BIST Structure to Test Delay Faul

✍ P. Girard; C. Landrault; V. Moreda; S. Pravossoudovitch; A. Virazel 📂 Article 📅 1999 🏛 Springer US 🌐 English ⚖ 114 KB

Input Necessary Assignments for Testing

✍ Pomeranz, I.; Reddy, S.M. 📂 Article 📅 2011 🏛 IEEE 🌐 English ⚖ 245 KB

Chiba Scan Delay Fault Testing with Shor

✍ Kazuteru Namba; Hideo Ito 📂 Article 📅 2010 🏛 Springer US 🌐 English ⚖ 649 KB

Synthesis of asynchronous circuits for s

✍ Nowick, S.M.; Jha, N.K.; Cheng, F.-C. 📂 Article 📅 1997 🏛 IEEE 🌐 English ⚖ 187 KB

Theorems for identifying undetectable fa

✍ Pomeranz, I.; Reddy, S.M. 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 326 KB