✦ LIBER ✦

On-chip interconnect modeling by wire duplication

✍ Scribed by Guoan Zhong; Cheng-Kok Koh; Roy, K.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Inductance Modeling for On-Chip Intercon

✍ Shang-Wei Tu; Wen-Zen Shen; Yao-Wen Chang; Tai-Chen Chen; Jing-Yang Jou 📂 Article 📅 2003 🏛 Springer 🌐 English ⚖ 229 KB

Compact modeling and fast simulation of

✍ Ioan, D.; Ciuprina, G.; Radulescu, M.; Seebacher, E. 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 299 KB

Model Analysis of Transients in On-Chip

✍ S. M. Zakharov 📂 Article 📅 2001 🏛 Springer 🌐 English ⚖ 66 KB

A unified RLC model for high-speed on-ch

✍ Sang-Pil Sim; Krishnan, S.; Petranovic, D.M.; Arora, N.D.; Kwyro Lee; Yang, C.Y. 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 832 KB

A design-oriented methodology for accura

✍ Oscar Gonzalez-Diaz; Monico Linares-Aranda; Reydezel Torres-Torres 📂 Article 📅 2011 🏛 Springer 🌐 English ⚖ 949 KB

Loop-based inductance extraction and mod

✍ Yu, S.; Petranovic, D.M.; Krishnan, S.; Kwyro Lee; Yang, C.Y. 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 1006 KB