๐”– Bobbio Scriptorium
โœฆ   LIBER   โœฆ

Compact modeling and fast simulation of on-chip interconnect lines

โœ Scribed by Ioan, D.; Ciuprina, G.; Radulescu, M.; Seebacher, E.


Book ID
114650981
Publisher
IEEE
Year
2006
Tongue
English
Weight
299 KB
Volume
42
Category
Article
ISSN
0018-9464

No coin nor oath required. For personal study only.


๐Ÿ“œ SIMILAR VOLUMES


High-frequency simulations and compact m
โœ Peter Meuris; Gabriela Ciuprina; Ehrenfried Seebacher ๐Ÿ“‚ Article ๐Ÿ“… 2005 ๐Ÿ› John Wiley and Sons ๐ŸŒ English โš– 341 KB

Dedicated on-chip passive test structures to test the quality of high-frequency simulations and compact models are described. Based upon the simulations a compact (SPICE) model is calculated. The paper shows the quantitative correlation between measurements and simulations for a resistor, a coplanar