𝔖 Bobbio Scriptorium
✦   LIBER   ✦

Loop-based inductance extraction and modeling for multiconductor on-chip interconnects

✍ Scribed by Yu, S.; Petranovic, D.M.; Krishnan, S.; Kwyro Lee; Yang, C.Y.

Book ID
114618067
Publisher
IEEE
Year
2006
Tongue
English
Weight
1006 KB
Volume
53
Category
Article
ISSN
0018-9383

No coin nor oath required. For personal study only.

πŸ“œ SIMILAR VOLUMES

Inductance Modeling for On-Chip Intercon
Inductance Modeling for On-Chip Interconnects
✍ Shang-Wei Tu; Wen-Zen Shen; Yao-Wen Chang; Tai-Chen Chen; Jing-Yang Jou πŸ“‚ Article πŸ“… 2003 πŸ› Springer 🌐 English βš– 229 KB
Partial element equivalent circuit (PEEC
Partial element equivalent circuit (PEEC) models for on-chip passives and interconnects
✍ Menno E. Verbeek πŸ“‚ Article πŸ“… 2004 πŸ› John Wiley and Sons 🌐 English βš– 296 KB

## Abstract The accurate simulation of the electromagnetic behaviour of interconnects and on‐chip inductors is becoming more and more important for chip designs. For this purpose, we investigate the use of the electric field integral equation, which can be used to construct a full‐wave electromagne