✦ LIBER ✦

Inductance Modeling for On-Chip Interconnects

✍ Scribed by Shang-Wei Tu; Wen-Zen Shen; Yao-Wen Chang; Tai-Chen Chen; Jing-Yang Jou

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Loop-based inductance extraction and mod

✍ Yu, S.; Petranovic, D.M.; Krishnan, S.; Kwyro Lee; Yang, C.Y. 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 1006 KB

A CAD-oriented analytical model for freq

✍ Hasan Ymeri; Bart Nauwelaers; Karen Maex; Servaas Vandenberghe; David De Roest 📂 Article 📅 2002 🏛 Elsevier Science 🌐 English ⚖ 299 KB

Analysis of on-chip inductance effects f

✍ Banerjee, K.; Mehrotra, A. 📂 Article 📅 2002 🏛 IEEE 🌐 English ⚖ 405 KB

A design-oriented methodology for accura

✍ Oscar Gonzalez-Diaz; Monico Linares-Aranda; Reydezel Torres-Torres 📂 Article 📅 2011 🏛 Springer 🌐 English ⚖ 949 KB

On-chip interconnect modeling by wire du

✍ Guoan Zhong; Cheng-Kok Koh; Roy, K. 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 743 KB

A unified RLC model for high-speed on-ch

✍ Sang-Pil Sim; Krishnan, S.; Petranovic, D.M.; Arora, N.D.; Kwyro Lee; Yang, C.Y. 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 832 KB