✦ LIBER ✦

A unified RLC model for high-speed on-chip interconnects

✍ Scribed by Sang-Pil Sim; Krishnan, S.; Petranovic, D.M.; Arora, N.D.; Kwyro Lee; Yang, C.Y.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Analysis of on-chip inductance effects f

✍ Banerjee, K.; Mehrotra, A. 📂 Article 📅 2002 🏛 IEEE 🌐 English ⚖ 405 KB

Analytical Crosstalk Modelling of On-Chi

✍ V. Maheshwari; Suvra Mukherjee; R. Kar; D. Mandal; A.K. Bhattacharjee 📂 Article 📅 2012 🏛 Elsevier ⚖ 701 KB

A library compatible driver output model

✍ Agarwal, K.; Sylvester, D.; Blaauw, D. 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 563 KB

A novel flip-chip interconnection techni

✍ Katsura, K.; Hayashi, T.; Ohira, F.; Hata, S.; Iwashita, K. 📂 Article 📅 1990 🏛 Optical Society of America 🌐 English ⚖ 589 KB

Implementation of low-swing differential

✍ Fei Qiao; HuaZhong Yang; Gang Huang; Hui Wang 📂 Article 📅 2008 🏛 Science in China Press (SCP) 🌐 English ⚖ 418 KB

Analysis of interconnection delay on ver

✍ Hasegawa, H.; Seki, S. 📂 Article 📅 1984 🏛 IEEE 🌐 English ⚖ 738 KB