✦ LIBER ✦

Node-fault diagnosis and a design of testability

✍ Scribed by Huang, Z.; Lin, C.; Liu, R.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Design of testability for analogue fault

✍ Chin-Long Wey 📂 Article 📅 1987 🏛 John Wiley and Sons 🌐 English ⚖ 953 KB

Fault Tolerant and Fault Testable Hardwa

✍ Fryatt, M.P. 📂 Article 📅 1985 🏛 The Institution of Electrical Engineers ⚖ 201 KB

Fault analysis and a unified design of P

✍ Rajiv Sharma; T.N. Rajashekhara 📂 Article 📅 1988 🏛 Elsevier Science 🌐 English ⚖ 613 KB

CMOS fault modeling, test generation and

✍ C Matthäus; B Krüger-Sprengel; C Glowacz; U Hübner; H.T Vierhaus 📂 Article 📅 1988 🏛 Elsevier Science ⚖ 406 KB

Design of CMOS circuits for stuck-open f

✍ Jayasumana, A.P.; Malaiya, Y.K.; Rajsuman, R. 📂 Article 📅 1991 🏛 IEEE 🌐 English ⚖ 406 KB

Primitive delay faults: identification,

✍ Krstic, A.; Kwang-Ting Cheng; Chakradhar, S.T. 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 356 KB