✦ LIBER ✦

Fault analysis and a unified design of PLAs for easy testability

✍ Scribed by Rajiv Sharma; T.N. Rajashekhara

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A Testable PLA Design with Low Overhead

✍ Khakbaz, Javad 📂 Article 📅 1984 🏛 IEEE 🌐 English ⚖ 595 KB

Design of testability for analogue fault

✍ Chin-Long Wey 📂 Article 📅 1987 🏛 John Wiley and Sons 🌐 English ⚖ 953 KB

Node-fault diagnosis and a design of tes

✍ Huang, Z.; Lin, C.; Liu, R. 📂 Article 📅 1983 🏛 IEEE ⚖ 1012 KB

Design of fault-diagnosable and repairab

✍ Wey, C.-L.; Chang, T.-Y.; Ding, J. 📂 Article 📅 1991 🏛 IEEE 🌐 English ⚖ 408 KB

Fault characterization, testing consider

✍ Salama, A.E.; Elmasry, M.I. 📂 Article 📅 1992 🏛 IEEE 🌐 English ⚖ 303 KB

Faults and fault effects in NMOS circuit

✍ Burgess, N.; Damper, R.I.; Shaw, S.J.; Wilkins, D.R.J. 📂 Article 📅 1985 🏛 The Institution of Electrical Engineers ⚖ 944 KB