✦ LIBER ✦

Leakage power analysis of 25-nm double-gate CMOS devices and circuits

✍ Scribed by Keunwoo Kim; Das, K.K.; Joshi, R.V.; Ching-Te Chuang

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Design of 2VDD-Tolerant Power-Rail ESD C

✍ Chang-Tzu Wang; Ming-Dou Ker 📂 Article 📅 2010 🏛 IEEE 🌐 English ⚖ 851 KB

Subthreshold Performance of Dual-Materia

✍ Chakraborty, S.; Mallik, A.; Sarkar, C.K. 📂 Article 📅 2008 🏛 IEEE 🌐 English ⚖ 222 KB

Impact of high-permittivity dielectrics

✍ X. Loussier; D. Munteanu; J.L. Autran 📂 Article 📅 2007 🏛 Elsevier Science 🌐 English ⚖ 201 KB

Leakage current, active power, and delay

✍ Jinhui Wang; Na Gong; Ligang Hou; Xiaohong Peng; Ramalingam Sridhar; Wuchen Wu 📂 Article 📅 2011 🏛 Elsevier Science 🌐 English ⚖ 449 KB

Analysis of leakage currents and impact

✍ Henson, W.K.; Yang, N.; Kubicek, S.; Vogel, E.M.; Wortman, J.J.; De Meyer, K.; N 📂 Article 📅 2000 🏛 IEEE 🌐 English ⚖ 174 KB

Analysis of hot-electron reliability and

✍ Williams, S.C.; Kim, K.W.; Littlejohn, M.A.; Holton, W.C. 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 466 KB