✦ LIBER ✦

Latch-up testing in CMOS IC's

✍ Scribed by Menozzi, R.; Lanzoni, M.; Fiegna, C.; Sangiorgi, E.; Ricco, B.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Modeling Latch-Up in CMOS Integrated Cir

✍ Estreich, D.B.; Dutton, R.W. 📂 Article 📅 1982 🏛 IEEE 🌐 English ⚖ 1007 KB

Observation of latch-up time evolution i

✍ Zanoni, E.; Giannini, M.; Senin, A.; Simeone, G.; Canali, C. 📂 Article 📅 1987 🏛 IEEE 🌐 English ⚖ 905 KB

Latch-Up Elimination in Bulk CMOS LSI Ci

✍ Schroeder, J. E.; Ochoa, A.; Dressendorfer, P. V. 📂 Article 📅 1980 🏛 IEEE 🌐 English ⚖ 582 KB

Static CMOS latch-up considerations in H

✍ Huang, Q.; Amaratunga, G.A.J.; Narayanan, E.M.S.; Milne, W.I. 📂 Article 📅 1990 🏛 IEEE 🌐 English ⚖ 388 KB

A better understanding of CMOS latch-up

✍ Hu, G.J. 📂 Article 📅 1984 🏛 IEEE 🌐 English ⚖ 734 KB

A new model for CMOS latch-up

✍ Wei Li; M. El Nokali 📂 Article 📅 1987 🏛 Elsevier Science 🌐 English ⚖ 285 KB