✦ LIBER ✦

Static CMOS latch-up considerations in HVIC design

✍ Scribed by Huang, Q.; Amaratunga, G.A.J.; Narayanan, E.M.S.; Milne, W.I.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Latch-up testing in CMOS IC's

✍ Menozzi, R.; Lanzoni, M.; Fiegna, C.; Sangiorgi, E.; Ricco, B. 📂 Article 📅 1990 🏛 IEEE 🌐 English ⚖ 511 KB

Modeling Latch-Up in CMOS Integrated Cir

✍ Estreich, D.B.; Dutton, R.W. 📂 Article 📅 1982 🏛 IEEE 🌐 English ⚖ 1007 KB

Latch-Up Elimination in Bulk CMOS LSI Ci

✍ Schroeder, J. E.; Ochoa, A.; Dressendorfer, P. V. 📂 Article 📅 1980 🏛 IEEE 🌐 English ⚖ 582 KB

Scaling aspects for different CMOS circu

✍ W. Reczek; F. Bonner; B. Murphy 📂 Article 📅 1990 🏛 Elsevier Science 🌐 English ⚖ 349 KB

IIIB-5 current characterization of SCR l

✍ Dishaw, J.P.; Kokkonen, K.; Matthews, A.; Henning, A. 📂 Article 📅 1983 🏛 IEEE 🌐 English ⚖ 199 KB

VA-6 two-dimensional simulation of latch

✍ Hu, G.J.; Pinto, M.R.; Kordic, S. 📂 Article 📅 1982 🏛 IEEE 🌐 English ⚖ 99 KB